HomeSort by: relevance | last modified time | path
    Searched refs:JH7100_CLK_UART3_CORE (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
starfive-jh7100.h 171 #define JH7100_CLK_UART3_CORE 162
  /src/sys/arch/riscv/starfive/
jh7100_clkc.c 117 #define JH7100_CLK_UART3_CORE 162
286 JH71X0CLKC_GATEDIV(JH7100_CLK_UART3_CORE, "uart3_core", 63, "perh0_src"),
  /src/sys/external/gpl2/dts/dist/arch/riscv/boot/dts/starfive/
jh7100.dtsi 317 clocks = <&clkgen JH7100_CLK_UART3_CORE>,

Completed in 12 milliseconds