HomeSort by: relevance | last modified time | path
    Searched refs:JZ_WDOG_TCSR (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/evbmips/ingenic/
machdep.c 350 writereg(JZ_WDOG_TCSR, TCSR_RTC_EN | TCSR_DIV_256);
  /src/sys/arch/mips/ingenic/
ingenic_regs.h 51 #define JZ_WDOG_TCSR 0x1000200c
97 /* same bits as in JZ_WDOG_TCSR */

Completed in 12 milliseconds