HomeSort by: relevance | last modified time | path
    Searched refs:LEVEL0_MPLL_DIV_EN (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
rv6xxd.h 87 # define LEVEL0_MPLL_DIV_EN (1 << 28)
radeon_rv6xx_dpm.c 379 LEVEL0_MPLL_DIV_EN, ~LEVEL0_MPLL_DIV_EN);
381 WREG32_P(MPLL_FREQ_LEVEL_0 + (index * 4), 0, ~LEVEL0_MPLL_DIV_EN);

Completed in 12 milliseconds