HomeSort by: relevance | last modified time | path
    Searched refs:LiveRegUnits (Results 1 - 17 of 17) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
LiveRegUnits.cpp 1 //===- LiveRegUnits.cpp - Register Unit Set -------------------------------===//
9 /// \file This file imlements the LiveRegUnits set.
13 #include "llvm/CodeGen/LiveRegUnits.h"
22 void LiveRegUnits::removeRegsNotPreserved(const uint32_t *RegMask) {
31 void LiveRegUnits::addRegsInMask(const uint32_t *RegMask) {
40 void LiveRegUnits::stepBackward(const MachineInstr &MI) {
60 void LiveRegUnits::accumulate(const MachineInstr &MI) {
74 static void addBlockLiveIns(LiveRegUnits &LiveUnits,
81 static void addCalleeSavedRegs(LiveRegUnits &LiveUnits,
97 void LiveRegUnits::addPristines(const MachineFunction &MF)
    [all...]
EarlyIfConversion.cpp 136 SparseSet<unsigned> LiveRegUnits;
173 LiveRegUnits.clear();
174 LiveRegUnits.setUniverse(TRI->getNumRegUnits());
367 LiveRegUnits.clear();
392 LiveRegUnits.erase(*Units);
402 LiveRegUnits.insert(*Units);
410 if (!LiveRegUnits.empty()) {
413 for (unsigned LRU : LiveRegUnits)
MachineSink.cpp 1545 LiveRegUnits ModifiedRegUnits, UsedRegUnits;
1568 LiveRegUnits LiveInRegUnits(*TRI);
1618 LiveRegUnits &UsedRegUnits,
1658 LiveRegUnits &ModifiedRegUnits,
1659 LiveRegUnits &UsedRegUnits) {
1766 LiveRegUnits::accumulateUsedDefed(*MI, ModifiedRegUnits, UsedRegUnits,
1774 LiveRegUnits::accumulateUsedDefed(*MI, ModifiedRegUnits, UsedRegUnits,
1785 LiveRegUnits::accumulateUsedDefed(*MI, ModifiedRegUnits, UsedRegUnits,
RegisterScavenging.cpp 22 #include "llvm/CodeGen/LiveRegUnits.h"
361 const LiveRegUnits &LiveOut, ArrayRef<MCPhysReg> AllocationOrder,
370 LiveRegUnits Used(TRI);
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
LiveRegUnits.h 1 //===- llvm/CodeGen/LiveRegUnits.h - Register Unit Set ----------*- C++ -*-===//
30 class LiveRegUnits {
35 /// Constructs a new empty LiveRegUnits set.
36 LiveRegUnits() = default;
38 /// Constructs and initialize an empty LiveRegUnits set.
39 LiveRegUnits(const TargetRegisterInfo &TRI) {
48 LiveRegUnits &ModifiedRegUnits,
49 LiveRegUnits &UsedRegUnits,
MachineOutliner.h 19 #include "llvm/CodeGen/LiveRegUnits.h"
73 LiveRegUnits LRU;
80 LiveRegUnits UsedInSequence;
RegisterScavenging.h 22 #include "llvm/CodeGen/LiveRegUnits.h"
63 LiveRegUnits LiveUnits;
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64RedundantCopyElimination.cpp 57 #include "llvm/CodeGen/LiveRegUnits.h"
75 LiveRegUnits DomBBClobberedRegs, DomBBUsedRegs;
78 LiveRegUnits OptBBClobberedRegs, OptBBUsedRegs;
273 LiveRegUnits::accumulateUsedDefed(PredI, DomBBClobberedRegs, DomBBUsedRegs,
354 LiveRegUnits::accumulateUsedDefed(*PredI, OptBBClobberedRegs,
AArch64LoadStoreOptimizer.cpp 122 LiveRegUnits ModifiedRegUnits, UsedRegUnits;
123 LiveRegUnits DefinedInBB;
834 static void updateDefinedRegisters(MachineInstr &MI, LiveRegUnits &Units,
1278 LiveRegUnits::accumulateUsedDefed(MI, ModifiedRegUnits, UsedRegUnits, TRI);
1348 canRenameUpToDef(MachineInstr &FirstMI, LiveRegUnits &UsedInBetween,
1476 MachineInstr &FirstMI, MachineInstr &MI, LiveRegUnits &DefinedInBB,
1477 LiveRegUnits &UsedInBetween,
1543 LiveRegUnits UsedInBetween;
1589 LiveRegUnits::accumulateUsedDefed(MI, ModifiedRegUnits,
1620 LiveRegUnits::accumulateUsedDefed(MI, ModifiedRegUnits
    [all...]
AArch64A57FPLoadBalancing.cpp 500 LiveRegUnits Units(*TRI);
AArch64FalkorHWPFFix.cpp 28 #include "llvm/CodeGen/LiveRegUnits.h"
713 LiveRegUnits LR(*TRI);
AArch64InstrInfo.cpp 6528 LiveRegUnits LRU = C.LRU;
6869 LiveRegUnits LRU(getRegisterInfo());
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/GISel/
AArch64PostSelectOptimize.cpp 124 LiveRegUnits LRU(*MBB.getParent()->getSubtarget().getRegisterInfo());
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonRegisterInfo.cpp 23 #include "llvm/CodeGen/LiveRegUnits.h"
289 LiveRegUnits Defs(*this), Uses(*this);
296 LiveRegUnits::accumulateUsedDefed(BI, Defs, Uses, this);
  /src/external/apache2/llvm/lib/libLLVMCodeGen/
Makefile 73 LiveRegUnits.cpp \
  /src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVInstrInfo.cpp 1013 LiveRegUnits LRU = C.LRU;
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMBaseInstrInfo.cpp 5792 LiveRegUnits LRU = C.LRU;
6055 LiveRegUnits LRU(getRegisterInfo());

Completed in 52 milliseconds