HomeSort by: relevance | last modified time | path
    Searched refs:MC_VM_L1_TLB_MCB_WR_SEM_CNTL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
radeon_r600.c 1201 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);
1245 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp);
1291 WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);
r600d.h 366 #define MC_VM_L1_TLB_MCB_WR_SEM_CNTL 0x2220

Completed in 34 milliseconds