HomeSort by: relevance | last modified time | path
    Searched refs:MESONGXBB_CLOCK_USB0_DDR_BRIDGE (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/arm/amlogic/
mesongxbb_clkc.h 96 #define MESONGXBB_CLOCK_USB0_DDR_BRIDGE 65
mesongxbb_clkc.c 222 MESON_CLK_GATE(MESONGXBB_CLOCK_USB0_DDR_BRIDGE, "usb0_ddr_bridge", "clk81", HHI_GCLK_MPEG2, 9),

Completed in 16 milliseconds