HomeSort by: relevance | last modified time | path
    Searched refs:MIPS_SPL_0_1 (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/emips/include/
intr.h 53 #define MIPS_SPL_0_1 (MIPS_INT_MASK_1|MIPS_SPL0)
54 #define MIPS_SPL_0_1_2 (MIPS_INT_MASK_2|MIPS_SPL_0_1)
55 #define MIPS_SPL_0_1_3 (MIPS_INT_MASK_3|MIPS_SPL_0_1)
  /src/sys/arch/pmax/include/
intr.h 48 #define MIPS_SPL_0_1 (MIPS_INT_MASK_1|MIPS_SPL0)
49 #define MIPS_SPL_0_1_2 (MIPS_INT_MASK_2|MIPS_SPL_0_1)
50 #define MIPS_SPL_0_1_3 (MIPS_INT_MASK_3|MIPS_SPL_0_1)
  /src/sys/arch/emips/emips/
xs_bee3.c 66 splvec.splnet = MIPS_SPL_0_1; // 0xf00
xilinx_ml40x.c 68 splvec.splnet = MIPS_SPL_0_1; // 0xf00
  /src/sys/arch/pmax/pmax/
dec_5100.c 75 [IPL_VM] = MIPS_SPL_0_1,

Completed in 14 milliseconds