HomeSort by: relevance | last modified time | path
    Searched refs:MPLL_FREQ_LEVEL_0 (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
rv6xxd.h 80 #define MPLL_FREQ_LEVEL_0 0x6e8
radeon_rv6xx_dpm.c 378 WREG32_P(MPLL_FREQ_LEVEL_0 + (index * 4),
381 WREG32_P(MPLL_FREQ_LEVEL_0 + (index * 4), 0, ~LEVEL0_MPLL_DIV_EN);
387 WREG32_P(MPLL_FREQ_LEVEL_0 + (index * 4),
394 WREG32_P(MPLL_FREQ_LEVEL_0 + (index * 4), LEVEL0_MPLL_FB_DIV(divider),
401 WREG32_P(MPLL_FREQ_LEVEL_0 + (index * 4),

Completed in 15 milliseconds