HomeSort by: relevance | last modified time | path
    Searched refs:MSTORE (Results 1 - 14 of 14) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
ISDOpcodes.h 1145 // OutChain = MSTORE(Value, BasePtr, Mask)
1147 MSTORE,
SelectionDAGNodes.h 1349 case ISD::MSTORE:
1385 N->getOpcode() == ISD::MSTORE ||
2309 /// This base class is used to represent MLOAD and MSTORE nodes
2347 N->getOpcode() == ISD::MSTORE;
2380 /// This class is used to represent an MSTORE node
2388 : MaskedLoadStoreSDNode(ISD::MSTORE, Order, dl, VTs, AM, MemVT, MMO) {
2410 return N->getOpcode() == ISD::MSTORE;
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonISelLoweringHVX.cpp 115 setOperationAction(ISD::MSTORE, T, Custom);
170 setOperationAction(ISD::MSTORE, T, Custom);
218 setOperationAction(ISD::MSTORE, BoolW, Custom);
1711 assert(Opc == ISD::MLOAD || Opc == ISD::MSTORE);
1723 // MSTORE
1843 assert(MemOpc == ISD::MLOAD || MemOpc == ISD::MSTORE);
1866 if (MemOpc == ISD::MSTORE) {
2069 case ISD::MSTORE:
2122 case ISD::MSTORE: return LowerHvxMaskedOp(Op, DAG);
2174 case ISD::MSTORE
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
SelectionDAGDumper.cpp 388 case ISD::MSTORE: return "masked_store";
LegalizeVectorTypes.cpp 2169 case ISD::MSTORE:
4531 case ISD::MSTORE: Res = WidenVecOp_MSTORE(N, OpNo); break;
4894 "Can widen only data or mask operand of mstore");
LegalizeDAG.cpp 1161 case ISD::MSTORE:
SelectionDAG.cpp 692 case ISD::MSTORE: {
7596 AddNodeIDNode(ID, ISD::MSTORE, VTs, Ops);
LegalizeIntegerTypes.cpp 1508 case ISD::MSTORE: Res = PromoteIntOp_MSTORE(cast<MaskedStoreSDNode>(N),
DAGCombiner.cpp 1721 case ISD::MSTORE: return visitMSTORE(N);
  /src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVISelLowering.cpp 516 setOperationAction(ISD::MSTORE, VT, Custom);
577 setOperationAction(ISD::MSTORE, VT, Custom);
677 setOperationAction(ISD::MSTORE, VT, Custom);
756 setOperationAction(ISD::MSTORE, VT, Custom);
2335 case ISD::MSTORE:
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelDAGToDAG.cpp 1443 case ISD::MSTORE:
ARMISelLowering.cpp 275 setOperationAction(ISD::MSTORE, VT, Legal);
340 setOperationAction(ISD::MSTORE, VT, Legal);
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86ISelLowering.cpp 1403 setOperationAction(ISD::MSTORE, VT, Legal);
1576 // With 512-bit vectors and no VLX, we prefer to widen MLOAD/MSTORE
1583 setOperationAction(ISD::MSTORE, VT, Custom);
1737 setOperationAction(ISD::MSTORE, VT, Legal);
1744 setOperationAction(ISD::MSTORE, VT, Legal);
1890 setOperationAction(ISD::MSTORE, VT, Subtarget.hasVLX() ? Legal : Custom);
2032 setTargetDAGCombine(ISD::MSTORE);
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp 1199 setOperationAction(ISD::MSTORE, VT, Custom);
1490 setOperationAction(ISD::MSTORE, VT, Custom);
4632 case ISD::MSTORE:

Completed in 269 milliseconds