HomeSort by: relevance | last modified time | path
    Searched refs:NBPD_L4 (Results 1 - 11 of 11) sorted by relevancy

  /src/sys/arch/amd64/stand/prekern/
pdir.h 40 #define PTE_BASE ((pt_entry_t *)VA_SIGN_NEG((L4_SLOT_PTE * NBPD_L4)))
58 #define NBPD_L4 (1UL << L4_SHIFT) /* # bytes mapped by L4 ent (512G) */
mm.c 173 nL4e = mm_nentries_range(startva, endva, NBPD_L4);
  /src/sys/arch/amd64/include/
pte.h 94 #define NBPD_L4 (1UL << L4_SHIFT) /* # bytes mapped by L4 ent (512G) */
csan.h 42 addr < ((vaddr_t)PTE_BASE + NBPD_L4));
asan.h 56 #define KASAN_MD_SHADOW_START (VA_SIGN_NEG((L4_SLOT_KASAN * NBPD_L4)))
131 addr < ((vaddr_t)PTE_BASE + NBPD_L4));
218 CTASSERT((__MD_SHADOW_SIZE / NBPD_L4) == NL4_SLOT_KASAN);
msan.h 57 #define __MD_SHADOW_SIZE 0x20000000000ULL /* 4 * NBPD_L4 */
58 #define __MD_SHADOW_START (VA_SIGN_NEG((L4_SLOT_KMSAN * NBPD_L4)))
102 addr < ((vaddr_t)PTE_BASE + NBPD_L4));
173 CTASSERT((__MD_SHADOW_SIZE / NBPD_L4) == NL4_SLOT_KMSAN);
pmap_private.h 124 #define PTE_BASE ((pt_entry_t *)VA_SIGN_NEG((L4_SLOT_PTE * NBPD_L4)))
167 #define NBPD_INITIALIZER { NBPD_L1, NBPD_L2, NBPD_L3, NBPD_L4 }
  /src/tests/modules/x86_pte_tester/
x86_pte_tester.c 212 tester_ctx.results.n_rwx += (NBPD_L4 / PAGE_SIZE);
237 tester_ctx.results.n_shstk += (NBPD_L4 / PAGE_SIZE);
  /src/sys/arch/x86/include/
pmap_private.h 376 #define PMAP_PCPU_BASE (VA_SIGN_NEG((PDIR_SLOT_PCPU * NBPD_L4)))
  /src/sys/arch/amd64/amd64/
machdep.c 1698 va = slotspace_rand(SLAREA_MAIN, NKL4_MAX_ENTRIES * NBPD_L4,
1699 NBPD_L4, randhole, randva); /* TODO: NBPD_L1 */
1701 vm_max_kernel_address = va + NKL4_MAX_ENTRIES * NBPD_L4;
1709 va = slotspace_rand(SLAREA_PTE, NBPD_L4, NBPD_L4, randhole, randva);
  /src/sys/arch/x86/x86/
pmap.c 1486 * Take one more slot with +NBPD_L4, because we may end up choosing
1495 nslots = roundup(sz+NBPD_L4, NBPD_L4) / NBPD_L4;
1545 startva = VA_SIGN_NEG(startsl * NBPD_L4);
1552 winsize = ((endsl - startsl) * NBPD_L4) - sz;
1560 pmap_pagetree_nentries_range(va, va+sz, NBPD_L4);
1593 nL4e = pmap_pagetree_nentries_range(startva, endva, NBPD_L4);
1710 CTASSERT(NL4_SLOT_DIRECT * NBPD_L4 == MAXPHYSMEM);
1740 nL4e = pmap_pagetree_nentries_range(startva, endva, NBPD_L4);
    [all...]

Completed in 136 milliseconds