HomeSort by: relevance | last modified time | path
    Searched refs:NewImm (Results 1 - 18 of 18) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
Mips16RegisterInfo.cpp 134 unsigned NewImm;
137 FrameReg = TII.loadImmediate(FrameReg, Offset, MBB, II, DL, NewImm);
138 Offset = SignExtend64<16>(NewImm);
MipsSERegisterInfo.cpp 241 unsigned NewImm = 0;
246 OffsetBitSize == 16 ? &NewImm : nullptr);
251 Offset = SignExtend64<16>(NewImm);
Mips16InstrInfo.h 87 // in place of FrameReg and the adjusted immediate field (&NewImm)
90 unsigned &NewImm) const;
MipsSEInstrInfo.h 73 /// Emit a series of instructions to load an immediate. If NewImm is a
75 /// its immediate operand is returned in NewImm.
78 unsigned *NewImm) const;
Mips16InstrInfo.cpp 324 unsigned &NewImm) const {
339 NewImm = lo;
401 NewImm = 0;
MipsSEInstrInfo.cpp 620 unsigned *NewImm) const {
629 bool LastInstrIsADDiu = NewImm;
654 *NewImm = Inst->ImmOpnd;
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/MCTargetDesc/
X86ShuffleDecode.cpp 165 unsigned NewImm = Imm;
170 ShuffleMask.push_back(l + 4 + (NewImm & 3));
171 NewImm >>= 2;
179 unsigned NewImm = Imm;
181 ShuffleMask.push_back(l + (NewImm & 3));
182 NewImm >>= 2;
203 unsigned NewImm = Imm;
208 ShuffleMask.push_back(NewImm % NumLaneElts + s + l);
209 NewImm /= NumLaneElts;
212 if (NumLaneElts == 4) NewImm = Imm; // reload im
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIShrinkInstructions.cpp 325 uint32_t NewImm = 0;
329 NewImm = countTrailingOnes(Imm);
332 NewImm = ~Imm;
337 NewImm = countTrailingZeros(Imm);
340 NewImm = ~Imm;
345 NewImm = ~Imm;
355 NewImm = 0;
358 if (NewImm != 0) {
371 Src0->ChangeToImmediate(NewImm);
378 SrcImm->setImm(NewImm);
    [all...]
SIFoldOperands.cpp 1078 int32_t NewImm;
1079 if (!evalBinaryInstruction(Opc, NewImm, Src0->getImm(), Src1->getImm()))
1087 MI->getOperand(Src0Idx).ChangeToImmediate(NewImm);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ConditionOptimizer.cpp 258 const int NewImm = std::abs(OldImm + Correction);
267 return CmpInfo(NewImm, Opc, getAdjustedCmp(Cmp));
408 // 1) (a >= {NewImm} && ...) || (a <= {NewImm} && ...)
409 // 2) (a <= {NewImm} && ...) || (a >= {NewImm} && ...)
429 // 1) (a <= {NewImm} && ...) || (a > {NewImm} && ...)
430 // 2) (a < {NewImm} && ...) || (a >= {NewImm} && ...
    [all...]
AArch64ISelLowering.cpp 1553 uint64_t OldImm = Imm, NewImm, Enc;
1584 NewImm = (Imm | Ones) & Mask;
1586 // If NewImm or its bitwise NOT is a shifted mask, it is a bitmask immediate
1589 if (isShiftedMask_64(NewImm) || isShiftedMask_64(~(NewImm | ~Mask)))
1613 NewImm |= NewImm << EltSize;
1618 assert(((OldImm ^ NewImm) & Demanded.getZExtValue()) == 0 &&
1620 assert(OldImm != NewImm && "the new imm shouldn't be equal to the old imm");
1629 if (NewImm == 0 || NewImm == OrigMask)
    [all...]
AArch64InstrInfo.cpp 7110 int64_t NewImm = (Offset + 16) / (int64_t)Scale.getFixedSize();
7111 StackOffsetOperand.setImm(NewImm);
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86InstrInfo.cpp 1915 uint8_t NewImm = Imm & ~(SwapMasks[Case][0] | SwapMasks[Case][1] |
1918 if (Imm & SwapMasks[Case][0]) NewImm |= SwapMasks[Case][1];
1919 if (Imm & SwapMasks[Case][1]) NewImm |= SwapMasks[Case][0];
1920 if (Imm & SwapMasks[Case][2]) NewImm |= SwapMasks[Case][3];
1921 if (Imm & SwapMasks[Case][3]) NewImm |= SwapMasks[Case][2];
1922 MI.getOperand(MI.getNumOperands()-1).setImm(NewImm);
5430 unsigned NewImm = (DstIdx << 4) | ZMask;
5437 NewMI->getOperand(NewMI->getNumOperands() - 1).setImm(NewImm);
7515 unsigned NewImm = Imm;
7522 AdjustBlendMask(Imm, ImmWidth, Is256 ? 8 : 4, &NewImm);
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCInstrInfo.cpp 4461 int64_t NewImm = 0;
4539 NewImm = Addend + SExtImm;
4553 NewImm = Minuend - SExtImm;
4577 NewImm = InVal.getSExtValue();
4603 NewImm = InVal.getSExtValue();
4622 NewImm = Result;
4634 bool ImmChanged = (SExtImm & NewImm) != NewImm;
4642 DefMI.getOperand(1).setImm(NewImm);
4647 if (NewImm) {
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelDAGToDAG.cpp 3641 SDValue NewImm =
3645 if (NewImm->getNodeId() == -1)
3646 CurDAG->RepositionNode(N->getIterator(), NewImm.getNode());
3650 N->getOperand(0), NewImm, getAL(CurDAG, dl),
3655 SDValue Ops[] = {N->getOperand(0), NewImm, getAL(CurDAG, dl),
ARMISelLowering.cpp 6768 unsigned NewImm = 0;
6771 NewImm |= Elem << (NumElems - ElemNum - 1) * BytesPerElem;
6773 Imm = NewImm;
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
CombinerHelper.cpp 1773 Register NewImm = Builder.buildConstant(ImmTy, Imm).getReg(0);
1776 MI.getOperand(2).setReg(NewImm);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
DAGCombiner.cpp 16530 APInt NewImm = (Imm & Mask).lshr(ShAmt).trunc(NewBW);
16532 NewImm ^= APInt::getAllOnesValue(NewBW);
16551 DAG.getConstant(NewImm, SDLoc(Value),

Completed in 178 milliseconds