HomeSort by: relevance | last modified time | path
    Searched refs:OP_SHIFT (Results 1 - 25 of 34) sorted by relevancy

1 2

  /src/external/gpl3/binutils/dist/opcodes/
tic54x-opc.c 245 { "add", 1,1,3,0xF400, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
251 { "add", 2,2,4,0x6F00, 0xFF00, {OP_Smem,OPT|OP_SHIFT,OP_SRC,OPT|OP_DST},
254 { "add", 2,2,4,0xF000, 0xFCF0, {OP_lk,OPT|OP_SHIFT,OP_SRC,OPT|OP_DST}, 0, REST},
259 { "and", 1,1,3,0xF080, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},
313 { "ld", 1,2,3,0xF440, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OP_DST}, 0, REST},/*SRC*/
315 { "ld", 1,2,3,0xF440, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
327 { "ld", 2,2,3,0x6F00, 0xFF00, {OP_Smem,OPT|OP_SHIFT,OP_DST},
379 { "or", 1,1,3,0xF0A0, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
416 { "sfta", 1,2,3,0xF460, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST},
418 { "sftl", 1,2,3,0xF0E0, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST}
    [all...]
crx-opc.c 668 {8, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps9 */
669 {16, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps17 */
670 {24, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps25 */
671 {32, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps32 */
673 {8, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED|OP_ESC}, /* dispe9 */
cr16-opc.c 582 {4, arg_crp, OP_EVEN|OP_SHIFT|OP_UNSIGNED|OP_ESC1},/* rpbase_dispe4 */
tic54x-dis.c 321 case OP_SHIFT:
  /src/external/gpl3/binutils.old/dist/opcodes/
tic54x-opc.c 245 { "add", 1,1,3,0xF400, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
251 { "add", 2,2,4,0x6F00, 0xFF00, {OP_Smem,OPT|OP_SHIFT,OP_SRC,OPT|OP_DST},
254 { "add", 2,2,4,0xF000, 0xFCF0, {OP_lk,OPT|OP_SHIFT,OP_SRC,OPT|OP_DST}, 0, REST},
259 { "and", 1,1,3,0xF080, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},
313 { "ld", 1,2,3,0xF440, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OP_DST}, 0, REST},/*SRC*/
315 { "ld", 1,2,3,0xF440, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
327 { "ld", 2,2,3,0x6F00, 0xFF00, {OP_Smem,OPT|OP_SHIFT,OP_DST},
379 { "or", 1,1,3,0xF0A0, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
416 { "sfta", 1,2,3,0xF460, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST},
418 { "sftl", 1,2,3,0xF0E0, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST}
    [all...]
crx-opc.c 668 {8, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps9 */
669 {16, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps17 */
670 {24, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps25 */
671 {32, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps32 */
673 {8, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED|OP_ESC}, /* dispe9 */
cr16-opc.c 582 {4, arg_crp, OP_EVEN|OP_SHIFT|OP_UNSIGNED|OP_ESC1},/* rpbase_dispe4 */
tic54x-dis.c 321 case OP_SHIFT:
  /src/external/gpl3/gdb/dist/opcodes/
tic54x-opc.c 245 { "add", 1,1,3,0xF400, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
251 { "add", 2,2,4,0x6F00, 0xFF00, {OP_Smem,OPT|OP_SHIFT,OP_SRC,OPT|OP_DST},
254 { "add", 2,2,4,0xF000, 0xFCF0, {OP_lk,OPT|OP_SHIFT,OP_SRC,OPT|OP_DST}, 0, REST},
259 { "and", 1,1,3,0xF080, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},
313 { "ld", 1,2,3,0xF440, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OP_DST}, 0, REST},/*SRC*/
315 { "ld", 1,2,3,0xF440, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
327 { "ld", 2,2,3,0x6F00, 0xFF00, {OP_Smem,OPT|OP_SHIFT,OP_DST},
379 { "or", 1,1,3,0xF0A0, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
416 { "sfta", 1,2,3,0xF460, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST},
418 { "sftl", 1,2,3,0xF0E0, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST}
    [all...]
crx-opc.c 668 {8, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps9 */
669 {16, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps17 */
670 {24, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps25 */
671 {32, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps32 */
673 {8, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED|OP_ESC}, /* dispe9 */
cr16-opc.c 582 {4, arg_crp, OP_EVEN|OP_SHIFT|OP_UNSIGNED|OP_ESC1},/* rpbase_dispe4 */
  /src/external/gpl3/gdb.old/dist/opcodes/
tic54x-opc.c 245 { "add", 1,1,3,0xF400, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
251 { "add", 2,2,4,0x6F00, 0xFF00, {OP_Smem,OPT|OP_SHIFT,OP_SRC,OPT|OP_DST},
254 { "add", 2,2,4,0xF000, 0xFCF0, {OP_lk,OPT|OP_SHIFT,OP_SRC,OPT|OP_DST}, 0, REST},
259 { "and", 1,1,3,0xF080, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},
313 { "ld", 1,2,3,0xF440, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OP_DST}, 0, REST},/*SRC*/
315 { "ld", 1,2,3,0xF440, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
327 { "ld", 2,2,3,0x6F00, 0xFF00, {OP_Smem,OPT|OP_SHIFT,OP_DST},
379 { "or", 1,1,3,0xF0A0, 0xFCE0, {OP_SRC,OPT|OP_SHIFT,OPT|OP_DST}, 0, REST},/*SRC*/
416 { "sfta", 1,2,3,0xF460, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST},
418 { "sftl", 1,2,3,0xF0E0, 0xFCE0, {OP_SRC,OP_SHIFT,OPT|OP_DST}, 0, REST}
    [all...]
crx-opc.c 668 {8, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps9 */
669 {16, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps17 */
670 {24, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps25 */
671 {32, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED}, /* disps32 */
673 {8, arg_c, OP_EVEN|OP_SHIFT|OP_SIGNED|OP_ESC}, /* dispe9 */
  /src/external/gpl3/binutils/dist/include/opcode/
tic54x.h 54 OP_SHIFT, /* -16 to 15 (SHIFT), bits 0-4 */
cr16.h 227 #define OP_SHIFT (1 << 5)
crx.h 235 #define OP_SHIFT (1 << 5)
  /src/external/gpl3/binutils.old/dist/include/opcode/
tic54x.h 54 OP_SHIFT, /* -16 to 15 (SHIFT), bits 0-4 */
cr16.h 227 #define OP_SHIFT (1 << 5)
crx.h 235 #define OP_SHIFT (1 << 5)
  /src/external/gpl3/gdb/dist/include/opcode/
tic54x.h 54 OP_SHIFT, /* -16 to 15 (SHIFT), bits 0-4 */
cr16.h 227 #define OP_SHIFT (1 << 5)
crx.h 235 #define OP_SHIFT (1 << 5)
  /src/external/gpl3/gdb.old/dist/include/opcode/
tic54x.h 54 OP_SHIFT, /* -16 to 15 (SHIFT), bits 0-4 */
cr16.h 227 #define OP_SHIFT (1 << 5)
crx.h 235 #define OP_SHIFT (1 << 5)

Completed in 51 milliseconds

1 2