HomeSort by: relevance | last modified time | path
    Searched refs:PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV__SHIFT (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
bif_3_0_sh_mask.h 547 #define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV__SHIFT 0x0000001f
bif_4_1_sh_mask.h 3518 #define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV__SHIFT 0x1f
bif_5_0_sh_mask.h 3968 #define PB0_GLB_CTRL_REG1__PLL_CFG_DISPCLK_DIV__SHIFT 0x1f

Completed in 85 milliseconds