HomeSort by: relevance | last modified time | path
    Searched refs:PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN__SHIFT (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
bif_3_0_sh_mask.h 631 #define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN__SHIFT 0x0000000f
bif_4_1_sh_mask.h 3730 #define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN__SHIFT 0xf
bif_5_0_sh_mask.h 4180 #define PB0_GLB_OVRD_REG1__RXTERM_VAL_OVRD_EN__SHIFT 0xf

Completed in 77 milliseconds