HomeSort by: relevance | last modified time | path
    Searched refs:PB1_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN__SHIFT (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/
bif_3_0_sh_mask.h 3641 #define PB1_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN__SHIFT 0x0000000b
bif_4_1_sh_mask.h 5832 #define PB1_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN__SHIFT 0xb
bif_5_0_sh_mask.h 6338 #define PB1_GLB_CTRL_REG3__BG_DBG_VREFBYP_EN__SHIFT 0xb

Completed in 139 milliseconds