HomeSort by: relevance | last modified time | path
    Searched refs:PIPE0_LATENCY_CONTROL (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/radeon/
evergreend.h 1214 #define PIPE0_LATENCY_CONTROL 0x0bf4
radeon_evergreen.c 2294 WREG32(PIPE0_LATENCY_CONTROL + pipe_offset,
2302 WREG32(PIPE0_LATENCY_CONTROL + pipe_offset,

Completed in 37 milliseconds