HomeSort by: relevance | last modified time | path
    Searched refs:PIPESRC (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/gvt/
fb_decoder.c 268 plane->width = (vgpu_vreg_t(vgpu, PIPESRC(pipe)) & _PIPE_H_SRCSZ_MASK) >>
271 plane->height = (vgpu_vreg_t(vgpu, PIPESRC(pipe)) &
handlers.c 2118 MMIO_D(PIPESRC(TRANSCODER_A), D_ALL);
2128 MMIO_D(PIPESRC(TRANSCODER_B), D_ALL);
2138 MMIO_D(PIPESRC(TRANSCODER_C), D_ALL);
  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_display.c 8666 /* pipesrc controls the size that is scaled from, which should
8669 I915_WRITE(PIPESRC(pipe),
8741 tmp = I915_READ(PIPESRC(crtc->pipe));
9147 val = I915_READ(PIPESRC(pipe));
14801 * fastboot case, we'll flip, but if we don't update the pipesrc and
17728 I915_WRITE(PIPESRC(pipe), ((640 - 1) << 16) | (480 - 1));
18692 error->pipe[i].source = I915_READ(PIPESRC(i));
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_reg.h 4313 #define PIPESRC(trans) _MMIO_TRANS2(trans, _PIPEASRC)

Completed in 46 milliseconds