HomeSort by: relevance | last modified time | path
    Searched refs:PTR_SCALESHIFT (Results 1 - 14 of 14) sorted by relevancy

  /src/lib/csu/arch/riscv/
crtend.S 37 .p2align PTR_SCALESHIFT
41 .space (1 << PTR_SCALESHIFT)
44 .p2align PTR_SCALESHIFT
48 .space (1 << PTR_SCALESHIFT)
  /src/lib/csu/arch/mips/
crtend.S 36 .p2align PTR_SCALESHIFT
43 .p2align PTR_SCALESHIFT
50 .p2align PTR_SCALESHIFT
54 .p2align PTR_SCALESHIFT
  /src/tests/kernel/arch/riscv/
execsp.S 67 .p2align PTR_SCALESHIFT
99 .p2align PTR_SCALESHIFT
  /src/tests/kernel/arch/mips/
execsp.S 74 .p2align PTR_SCALESHIFT
116 .p2align PTR_SCALESHIFT
  /src/lib/libc/arch/riscv/sys/
brk.S 49 .p2align PTR_SCALESHIFT
  /src/sys/arch/powerpc/booke/
trap_subr.S 633 MSR_DS+PTR_SCALESHIFT+1, \
634 31-PTR_SCALESHIFT, \
635 31-PTR_SCALESHIFT /* move PSL_DS[27] to bit 29 */
658 MSR_IS+PTR_SCALESHIFT+1, \
659 31-PTR_SCALESHIFT, \
660 31-PTR_SCALESHIFT /* move PSL_IS[26] to bit 29 */
736 rlwinm %r22, %r23, NSEGPG_SCALESHIFT + PTR_SCALESHIFT, \
737 31-(NSEGPG_SCALESHIFT + PTR_SCALESHIFT - 1), \
738 31-PTR_SCALESHIFT /* extract addr bits [0:9] to [20:29] */
  /src/sys/arch/mips/mips/
locore_octeon.S 142 dsll v0, s0, PTR_SCALESHIFT # cpunum -> array index
171 dsll k0, k0, PTR_SCALESHIFT # cpunum -> array index
mipsX_subr.S 389 PTR_SRA k0, XSEGSHIFT - PTR_SCALESHIFT #06: k0=seg offset (almost)
392 PTR_ADDI k1, 1 << PTR_SCALESHIFT #09: kernel segtab entry
394 andi k0, (NSEGPG-1)<<PTR_SCALESHIFT #0a: k0=seg offset (mask 0x3)
400 PTR_SRL k0, SEGSHIFT - PTR_SCALESHIFT #10: k0=seg offset (almost)
410 PTR_SRL k0, 1*(PGSHIFT-PTR_SCALESHIFT)+(PGSHIFT-2) #18: k0=seg offset (almost)
429 PTR_SRA k0, SEGSHIFT - PTR_SCALESHIFT #03: k0=seg offset (almost)
436 PTR_SRA k0, SEGSHIFT - PTR_SCALESHIFT #03: k0=seg offset (almost)
438 PTR_ADDU k1, 1 << PTR_SCALESHIFT #04: fetch kernel segtab
449 _INS k1, k0, PTR_SCALESHIFT, SEGLENGTH #07: k1=seg entry address
451 andi k0, (NSEGPG-1)<<PTR_SCALESHIFT #07: k0=seg offset (mask 0x3
    [all...]
fp.S 143 srl v0, a0, 21 - PTR_SCALESHIFT # get FMT field
144 andi v0, v0, 0x1F << PTR_SCALESHIFT # mask FMT field
159 sll v0, v0, PTR_SCALESHIFT
164 sll v0, v0, PTR_SCALESHIFT
169 sll v0, v0, PTR_SCALESHIFT
174 sll v0, v0, PTR_SCALESHIFT
180 sll v0, v0, PTR_SCALESHIFT
773 srl v0, a0, 16 - PTR_SCALESHIFT
774 andi v0, v0, 0x1f << PTR_SCALESHIFT
2955 srl a3, a0, 11 - (PTR_SCALESHIFT-1) # get FS field (even regs only
    [all...]
bds_emul.S 67 srl t0, a0, 26-PTR_SCALESHIFT
68 andi t0, 0x3F << PTR_SCALESHIFT
443 sll t0, PTR_SCALESHIFT
locore_mips1.S 100 PTR_SRL k0, SEGSHIFT-PTR_SCALESHIFT #03: k0=seg offset (almost)
102 andi k0, (NSEGPG-1)<<PTR_SCALESHIFT #07: k0=seg offset (mask 0x3)
1020 PTR_SRL k0, SEGSHIFT - PTR_SCALESHIFT # get segtab index (part1)
1021 and k0, (NSEGPG-1) << PTR_SCALESHIFT # get segtab index (part2)
  /src/sys/arch/riscv/include/
asm.h 184 #define PTR_SCALESHIFT 3
191 #define PTR_SCALESHIFT 2
  /src/sys/arch/mips/include/
asm.h 442 #define PTR_SCALESHIFT 2
457 #define PTR_SCALESHIFT 2
464 #define PTR_SCALESHIFT 3
  /src/libexec/ld.elf_so/arch/mips/
rtld_start.S 36 #define PTR_SIZE (1<<PTR_SCALESHIFT)

Completed in 39 milliseconds