HomeSort by: relevance | last modified time | path
    Searched refs:Q1MORE_ADDW (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/arch/riscv/include/
insn.h 687 #define Q1MORE_ADDW 0b101 /* RV64/RV128 */
  /src/sys/arch/riscv/riscv/
db_disasm.c 317 case Q1MORE_ADDW:

Completed in 13 milliseconds