HomeSort by: relevance | last modified time | path
    Searched refs:REG_FIELD_MASK (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
soc15_common.h 35 & ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field))
127 & ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field))
amdgpu.h 1101 #define REG_FIELD_MASK(reg, field) reg##__##field##_MASK
1104 (((orig_val) & ~REG_FIELD_MASK(reg, field)) | \
1105 (REG_FIELD_MASK(reg, field) & ((field_val) << REG_FIELD_SHIFT(reg, field))))
1108 (((value) & REG_FIELD_MASK(reg, field)) >> REG_FIELD_SHIFT(reg, field))
1111 WREG32(mm##reg, (RREG32(mm##reg) & ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field))
1114 WREG32(mm##reg + offset, (RREG32(mm##reg + offset) & ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field))
amdgpu_mxgpu_vi.c 326 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, RCV_MSG_VALID);
373 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, RCV_MSG_VALID);
395 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, TRN_MSG_ACK);

Completed in 14 milliseconds