HomeSort by: relevance | last modified time | path
    Searched refs:RSrcReg (Results 1 - 2 of 2) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
AMDGPUInstructionSelector.h 256 Register &RSrcReg, Register &SOffset,
259 bool selectMUBUFOffsetImpl(MachineOperand &Root, Register &RSrcReg,
AMDGPUInstructionSelector.cpp 2387 Register VAddr, RSrcReg, SOffset;
2391 if (selectMUBUFOffsetImpl(MI.getOperand(1), RSrcReg, SOffset, Offset)) {
2395 RSrcReg, SOffset, Offset)) {
2407 MIB.addReg(RSrcReg);
4079 MachineOperand &Root, Register &VAddr, Register &RSrcReg,
4124 RSrcReg = buildAddr64RSrc(B, *MRI, TII, SRDPtr);
4130 MachineOperand &Root, Register &RSrcReg, Register &SOffset,
4149 RSrcReg = buildOffsetSrc(B, *MRI, TII, SRDPtr);
4157 Register RSrcReg;
4161 if (!selectMUBUFAddr64Impl(Root, VAddr, RSrcReg, SOffset, Offset)
    [all...]

Completed in 46 milliseconds