HomeSort by: relevance | last modified time | path
    Searched refs:RegRC (Results 1 - 4 of 4) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86InstructionSelector.cpp 1589 const TargetRegisterClass *RegRC = getRegClass(RegTy, *RegRB);
1590 if (!RBI.constrainGenericRegister(Op1Reg, *RegRC, MRI) ||
1591 !RBI.constrainGenericRegister(Op2Reg, *RegRC, MRI) ||
1592 !RBI.constrainGenericRegister(DstReg, *RegRC, MRI)) {
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
AMDGPUInstructionSelector.cpp 2500 const TargetRegisterClass &RegRC
2528 Register HiReg = MRI->createVirtualRegister(&RegRC);
2529 Register LoReg = MRI->createVirtualRegister(&RegRC);
2550 Register MaskLo = MRI->createVirtualRegister(&RegRC);
2551 MaskedLo = MRI->createVirtualRegister(&RegRC);
2564 Register MaskHi = MRI->createVirtualRegister(&RegRC);
2565 MaskedHi = MRI->createVirtualRegister(&RegRC);
SIInstrInfo.cpp 6929 const TargetRegisterClass *RegRC = MRI.getRegClass(Reg);
6930 if (RI.isSGPRClass(RegRC))
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
InstrEmitter.cpp 241 const TargetRegisterClass *RegRC = MRI->getRegClass(Reg);
242 if (RegRC == RC) {

Completed in 26 milliseconds