HomeSort by: relevance | last modified time | path
    Searched refs:Rot (Results 1 - 7 of 7) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/MCTargetDesc/
ARMAddressingModes.h 327 int Rot = getT2SOImmValRotateVal(Arg);
328 if (Rot != -1)
329 return Rot;
ARMInstPrinter.cpp 1376 unsigned Rot = (Op.getImm() & 0xF00) >> 7;
1390 int32_t Rotated = ARM_AM::rotr32(Bits, Rot);
1392 // #rot has the least possible value
1402 // Explicit #bits, #rot implied
1404 << Rot << markup(">");
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonISelLoweringHVX.cpp 1210 SDValue Rot = getInstr(Hexagon::V6_valignbi, dl, ByteTy,
1212 SDValue Vor = DAG.getNode(ISD::OR, dl, ByteTy, {Vrmpy, Rot});
2277 SDValue Rot = DAG.getNode(ISD::ADD, dl, ty(Rot0), {Rot0, Rot1});
2278 return DAG.getNode(HexagonISD::VROR, dl, ty(Op), {Vec, Rot});
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/AsmParser/
ARMAsmParser.cpp 890 unsigned Rot;
2616 Inst.addOperand(MCOperand::createImm(ModImm.Bits | (ModImm.Rot << 7)));
3683 static std::unique_ptr<ARMOperand> CreateModImm(unsigned Bits, unsigned Rot,
3687 Op->ModImm.Rot = Rot;
4000 << ModImm.Rot << ")>";
5497 // From this point onward, we expect the input to be a (#bits, #rot) pair
5511 // Repeat for #rot
  /src/external/apache2/llvm/dist/llvm/lib/Transforms/Utils/
SimplifyCFG.cpp 6231 auto *Rot = Builder.CreateOr(LShr, Shl);
6232 SI->replaceUsesOfWith(SI->getCondition(), Rot);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
DAGCombiner.cpp 6505 if (SDValue Rot = MatchRotate(N0, N1, SDLoc(N)))
6506 return Rot;
6895 // a rot[lr]. This also matches funnel shift patterns, similar to rotation but
6915 if (SDValue Rot = MatchRotate(LHS.getOperand(0), RHS.getOperand(0), DL)) {
6916 return DAG.getNode(ISD::TRUNCATE, SDLoc(LHS), LHS.getValueType(), Rot);
8111 // fold (rot x, 0) -> x
8115 // fold (rot x, c) -> x iff (c % BitSize) == 0
8122 // fold (rot x, c) -> (rot x, c % BitSize)
8136 // rot i16 X, 8 --> bswap
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86ISelLowering.cpp 12556 SDValue Rot = DAG.getNode(ISD::OR, DL, RotateVT, SHL, SRL);
12557 return DAG.getBitcast(VT, Rot);
12560 SDValue Rot =
12563 return DAG.getBitcast(VT, Rot);
    [all...]

Completed in 122 milliseconds