NetBSD Cross-Reference & Source Code Search Engine

Home	Sort by: relevance \| last modified time \| path

Full Search

in project(s):

Definition

Symbol

File Path

History

| | Help

Searched refs:SBIC_SYN (Results 1 - 10 of 10) sorted by relevancy

/src/sys/arch/mvme68k/dev/
sbic.c	`1143 SBIC_SYN(dev->sc_sync[target].offset, 1146 SET_SBIC_syn(regs, SBIC_SYN(dev->sc_sync[target].offset, 1152 SBIC_SYN(0,sbic_min_period)); 1154 SET_SBIC_syn(regs, SBIC_SYN(0, sbic_min_period)); 1872 SBIC_SYN(dev->sc_sync[dev->target].offset, 2032 SBIC_SYN(dev->sc_sync[dev->target].offset, 2038 SBIC_SYN(dev->sc_sync[dev->target].offset, 2448 SBIC_SYN(dev->sc_sync[newtarget].offset, 2451 SET_SBIC_syn(regs, SBIC_SYN (0, sbic_min_period));`
sbicreg.h	`73 #define SBIC_syn 17 177 #define SBIC_SYN(o,p) \ 363 #define SET_SBIC_syn(regs,val) sbic_write_reg(regs,SBIC_syn,val) 364 #define GET_SBIC_syn(regs,val) sbic_read_reg(regs,SBIC_syn,val)`
/src/sys/dev/ic/
wd33c93.c	`423 return (SBIC_SYN(ti->offset, i + 2, 1)); 429 return (SBIC_SYN(0, 0, 0)); 431 return (SBIC_SYN(ti->offset, i + 2, 0)); 436 return (SBIC_SYN(0, 0, 0)); 450 syncreg = SBIC_SYN(0, 0, 0);`
wd33c93reg.h	`110 #define SBIC_syn 17 223 #define SBIC_SYN(o,p,f) \ 427 #define SET_SBIC_syn(sc,val) wd33c93_write_reg(sc,SBIC_syn,val) 428 #define GET_SBIC_syn(sc,val) wd33c93_read_reg(sc,SBIC_syn,val)`
/src/sys/arch/acorn32/podulebus/
sbic.c	`927 SET_SBIC_syn(regs, SBIC_SYN (dev->sc_sync[target].offset, 930 SET_SBIC_syn(regs, SBIC_SYN (0, sbic_min_period)); 1894 SBIC_SYN(dev->sc_sync[dev->target].offset, 1977 SBIC_SYN(dev->sc_sync[dev->target].offset, 2258 SBIC_SYN(dev->sc_sync[newtarget].offset, 2261 SET_SBIC_syn(regs, SBIC_SYN (0, sbic_min_period));`
sbicreg.h	`73 #define SBIC_syn 17 177 #define SBIC_SYN(o,p) \ 374 #define SET_SBIC_syn(regs,val) sbic_write_reg(regs,SBIC_syn,val) 375 #define GET_SBIC_syn(regs,val) sbic_read_reg(regs,SBIC_syn,val)`
/src/sys/arch/amiga/dev/
sbic.c	`992 SET_SBIC_syn(regs, SBIC_SYN (dev->sc_sync[target].offset, 995 SET_SBIC_syn(regs, SBIC_SYN (0, sbic_min_period)); 2067 SBIC_SYN(dev->sc_sync[dev->target].offset, 2148 SBIC_SYN(dev->sc_sync[dev->target].offset, 2468 SET_SBIC_syn(regs, SBIC_SYN (dev->sc_sync[newtarget].offset, 2471 SET_SBIC_syn(regs, SBIC_SYN (0, sbic_min_period));`
sbicreg.h	`73 #define SBIC_syn 17 177 #define SBIC_SYN(o,p) \ 365 #define SET_SBIC_syn(regs,val) sbic_write_reg(regs,SBIC_syn,val) 366 #define GET_SBIC_syn(regs,val) sbic_read_reg(regs,SBIC_syn,val)`
/src/sys/arch/sgimips/stand/common/
iris_scsireg.h	`136 #define SBIC_syn 17 249 #define SBIC_SYN(o, p, f) \ 446 #define SET_SBIC_syn(sc,val) wd33c93_write_reg(sc,SBIC_syn,val) 447 #define GET_SBIC_syn(sc,val) wd33c93_read_reg(sc,SBIC_syn,val)`
iris_scsi.c	`347 syncreg = SBIC_SYN(0, 0, 0);`

Completed in 23 milliseconds