HomeSort by: relevance | last modified time | path
    Searched refs:SDMA_POWER_GATING__PG_CNTL_STATUS_MASK (Results 1 - 9 of 9) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
sdma0_4_0_sh_mask.h 621 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x00000030L
sdma0_4_1_sh_mask.h 620 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x00000030L
sdma0_4_2_2_sh_mask.h 629 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x00000030L
sdma0_4_2_sh_mask.h 623 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x00000030L
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
oss_2_0_sh_mask.h 1031 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x30
oss_2_4_sh_mask.h 1121 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x30
oss_3_0_1_sh_mask.h 1141 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x30
oss_3_0_sh_mask.h 1647 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x30
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_10_1_0_sh_mask.h 335 #define SDMA_POWER_GATING__PG_CNTL_STATUS_MASK 0x00000030L
    [all...]

Completed in 139 milliseconds