HomeSort by: relevance | last modified time | path
    Searched refs:SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT (Results 1 - 9 of 9) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/sdma0/
sdma0_4_0_sh_mask.h 616 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
sdma0_4_1_sh_mask.h 615 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
sdma0_4_2_2_sh_mask.h 624 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
sdma0_4_2_sh_mask.h 618 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/
oss_2_0_sh_mask.h 1032 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
oss_2_4_sh_mask.h 1122 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
oss_3_0_1_sh_mask.h 1142 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
oss_3_0_sh_mask.h 1648 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/
gc_10_1_0_sh_mask.h 330 #define SDMA_POWER_GATING__PG_CNTL_STATUS__SHIFT 0x4
    [all...]

Completed in 132 milliseconds