HomeSort by: relevance | last modified time | path
    Searched refs:SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_6_0_sh_mask.h 291 #define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT 0x0000000c
smu_7_0_0_sh_mask.h 222 #define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT 0xc
smu_7_1_1_sh_mask.h 212 #define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT 0xc
smu_7_0_1_sh_mask.h 214 #define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT 0xc
smu_7_1_0_sh_mask.h 212 #define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT 0xc
smu_7_1_2_sh_mask.h 214 #define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT 0xc
smu_7_1_3_sh_mask.h 240 #define SPLL_CNTL_MODE__SPLL_CTLREQ_DLY_CNT__SHIFT 0xc

Completed in 84 milliseconds