HomeSort by: relevance | last modified time | path
    Searched refs:SPLL_CTL (Results 1 - 6 of 6) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/i915/display/
intel_dpll_mgr.c 522 I915_WRITE(SPLL_CTL, pll->state.hw_state.spll);
523 POSTING_READ(SPLL_CTL);
551 val = I915_READ(SPLL_CTL);
552 I915_WRITE(SPLL_CTL, val & ~SPLL_PLL_ENABLE);
553 POSTING_READ(SPLL_CTL);
596 val = I915_READ(SPLL_CTL);
intel_ddi.c 1698 pll = I915_READ(SPLL_CTL) & SPLL_FREQ_MASK;
intel_display_power.c 4524 I915_STATE_WARN(I915_READ(SPLL_CTL) & SPLL_PLL_ENABLE,
intel_display.c 9755 u32 ctl = I915_READ(SPLL_CTL);
  /src/sys/external/bsd/drm2/dist/drm/i915/gvt/
handlers.c 2426 MMIO_D(SPLL_CTL, D_ALL);
  /src/sys/external/bsd/drm2/dist/drm/i915/
i915_reg.h 9832 #define SPLL_CTL _MMIO(0x46020)

Completed in 180 milliseconds