| /src/sys/external/bsd/drm2/dist/drm/radeon/ |
| rv770d.h | 545 #define SQ_CONFIG 0x8C00
|
| radeon_rv770.c | 1186 u32 sq_config; local in function:rv770_gpu_init
1485 /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
1488 sq_config = RREG32(SQ_CONFIG);
1489 sq_config &= ~(PS_PRIO(3) |
1493 sq_config |= (DX9_CONSTS |
1502 sq_config &= ~VC_ENABLE;
1504 WREG32(SQ_CONFIG, sq_config);
|
| nid.h | 370 #define SQ_CONFIG 0x8C00
|
| cikd.h | 1163 #define SQ_CONFIG 0x8C00
|
| sid.h | 1104 #define SQ_CONFIG 0x8C00
|
| evergreend.h | 1041 #define SQ_CONFIG 0x8C00
|
| r600d.h | 253 #define SQ_CONFIG 0x8c00
|
| radeon_ni.c | 1222 WREG32(SQ_CONFIG, (VC_ENABLE |
|
| radeon_r600_cs.c | 50 u32 sq_config; member in struct:r600_cs_track
310 track->sq_config = DX9_CONSTS;
1028 case SQ_CONFIG:
1029 track->sq_config = radeon_get_ib_value(p, idx);
2027 if (track->sq_config & DX9_CONSTS) {
|
| radeon_r600.c | 2030 u32 sq_config; local in function:r600_gpu_init
2234 /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
2237 sq_config = RREG32(SQ_CONFIG);
2238 sq_config &= ~(PS_PRIO(3) |
2242 sq_config |= (DX9_CONSTS |
2268 sq_config &= ~VC_ENABLE;
2314 WREG32(SQ_CONFIG, sq_config);
|
| radeon_evergreen.c | 3144 u32 sq_config; local in function:evergreen_gpu_init
3575 sq_config = RREG32(SQ_CONFIG);
3576 sq_config &= ~(PS_PRIO(3) |
3580 sq_config |= (VC_ENABLE |
3594 sq_config &= ~VC_ENABLE;
3636 WREG32(SQ_CONFIG, sq_config);
|
| radeon_evergreen_cs.c | 3290 case SQ_CONFIG:
|
| radeon_cik.c | 3385 WREG32(SQ_CONFIG, 1);
3412 WREG32(SQ_CONFIG, 0);
|
| radeon_si.c | 3334 WREG32(SQ_CONFIG, 0);
|
| /src/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| sid.h | 1103 #define SQ_CONFIG 0x2300
|
| amdgpu_gfx_v9_0.c | 2465 tmp = REG_SET_FIELD(tmp, SQ_CONFIG,
|
