HomeSort by: relevance | last modified time | path
    Searched refs:SR_SPIE (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/arch/riscv/include/
sysreg.h 209 #define SR_SPIE __BIT(5) // S-Mode interrupts enabled before trap
237 #define SR_USER64 (SR_SPIE | __SHIFTIN(SR_UXL_64, SR_UXL))
238 #define SR_USER32 (SR_SPIE | __SHIFTIN(SR_UXL_32, SR_UXL))
240 #define SR_USER (SR_SPIE)
  /src/sys/arch/riscv/riscv/
riscv_machdep.c 188 KASSERT(__SHIFTOUT(tf->tf_sr, SR_SPIE) != 0);
211 KASSERT(__SHIFTOUT(tf->tf_sr, SR_SPIE) != 0);
trap.c 634 KASSERT(__SHIFTOUT(tf->tf_sr, SR_SPIE) != 0 ||

Completed in 123 milliseconds