HomeSort by: relevance | last modified time | path
    Searched refs:ShiftR (Results 1 - 4 of 4) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/include/llvm/Support/
ScaledNumber.h 310 int32_t ShiftR = ScaleDiff - ShiftL;
311 if (ShiftR >= getWidth<DigitsT>()) {
318 RDigits >>= ShiftR;
321 RScale += ShiftR;
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCISelDAGToDAG.cpp 3549 SDValue ShiftR =
3556 ShiftR, ShiftL, SubtractCarry), 0);
3704 SDValue ShiftR =
3716 ShiftR, ShiftL, SubtractCarry), 0);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/GlobalISel/
LegalizerHelper.cpp 1814 auto ShiftR = IsShift ? RHS : MIRBuilder.buildShl(WideTy, RHS, ShiftK);
1817 {ShiftL, ShiftR}, MI.getFlags());
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp 17937 SDValue ShiftR = Op->getOperand(0);
17938 if (ShiftR->getOpcode() != AArch64ISD::VLSHR)
17941 if (!ShiftL.hasOneUse() || !ShiftR.hasOneUse())
17945 unsigned ShiftRBits = ShiftR->getConstantOperandVal(1);
17963 return TLO.CombineTo(Op, ShiftR->getOperand(0));

Completed in 39 milliseconds