HomeSort by: relevance | last modified time | path
    Searched refs:ShuffleVectorSDNode (Results 1 - 23 of 23) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCISelLowering.h 589 bool isVPKUHUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind,
594 bool isVPKUWUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind,
599 bool isVPKUDUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind,
604 bool isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize,
609 bool isVMRGHShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize,
614 bool isVMRGEOShuffleMask(ShuffleVectorSDNode *N, bool CheckEven,
618 bool isXXSLDWIShuffleMask(ShuffleVectorSDNode *N, unsigned &ShiftElts,
623 bool isXXBRHShuffleMask(ShuffleVectorSDNode *N);
627 bool isXXBRWShuffleMask(ShuffleVectorSDNode *N);
631 bool isXXBRDShuffleMask(ShuffleVectorSDNode *N)
    [all...]
PPCISelLowering.cpp 129 static bool isNByteElemShuffleMask(ShuffleVectorSDNode *, unsigned, int);
1767 bool PPC::isVPKUHUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind,
1798 bool PPC::isVPKUWUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind,
1835 bool PPC::isVPKUDUMShuffleMask(ShuffleVectorSDNode *N, unsigned ShuffleKind,
1879 static bool isVMerge(ShuffleVectorSDNode *N, unsigned UnitSize,
1903 bool PPC::isVMRGLShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize,
1928 bool PPC::isVMRGHShuffleMask(ShuffleVectorSDNode *N, unsigned UnitSize,
1989 static bool isVMerge(ShuffleVectorSDNode *N, unsigned IndexOffset,
2018 bool PPC::isVMRGEOShuffleMask(ShuffleVectorSDNode *N, bool CheckEven,
2052 ShuffleVectorSDNode *SVOp = cast<ShuffleVectorSDNode>(N)
    [all...]
PPCISelDAGToDAG.cpp 5502 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(N);
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
SelectionDAGDumper.cpp 601 } else if (const ShuffleVectorSDNode *SVN =
602 dyn_cast<ShuffleVectorSDNode>(this)) {
DAGCombiner.cpp 4902 auto *SVN0 = cast<ShuffleVectorSDNode>(N0);
4903 auto *SVN1 = cast<ShuffleVectorSDNode>(N1);
6376 if (isa<ShuffleVectorSDNode>(N0) &&
6377 isa<ShuffleVectorSDNode>(N1) &&
6388 const ShuffleVectorSDNode *SV0 = cast<ShuffleVectorSDNode>(N0);
6389 const ShuffleVectorSDNode *SV1 = cast<ShuffleVectorSDNode>(N1);
12640 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(N0)
    [all...]
LegalizeTypes.h 843 void SplitVecRes_VECTOR_SHUFFLE(ShuffleVectorSDNode *N, SDValue &Lo,
909 SDValue WidenVecRes_VECTOR_SHUFFLE(ShuffleVectorSDNode *N);
SelectionDAG.cpp 741 const ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(N);
1767 ShuffleVectorSDNode::commuteMask(M);
1932 auto *N = newSDNode<ShuffleVectorSDNode>(VT, dl.getIROrder(),
1943 SDValue SelectionDAG::getCommutedVectorShuffle(const ShuffleVectorSDNode &SV) {
1946 ShuffleVectorSDNode::commuteMask(MaskVec);
2535 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(V)->getMask();
2626 auto *SVN = cast<ShuffleVectorSDNode>(V);
2817 const ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(Op)
    [all...]
LegalizeVectorTypes.cpp 951 SplitVecRes_VECTOR_SHUFFLE(cast<ShuffleVectorSDNode>(N), Lo, Hi);
1982 void DAGTypeLegalizer::SplitVecRes_VECTOR_SHUFFLE(ShuffleVectorSDNode *N,
2998 Res = WidenVecRes_VECTOR_SHUFFLE(cast<ShuffleVectorSDNode>(N));
4397 SDValue DAGTypeLegalizer::WidenVecRes_VECTOR_SHUFFLE(ShuffleVectorSDNode *N) {
LegalizeDAG.cpp 3000 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(Node)->getMask();
4572 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(Node)->getMask();
TargetLowering.cpp 841 ArrayRef<int> ShuffleMask = cast<ShuffleVectorSDNode>(Op)->getMask();
1128 ArrayRef<int> ShuffleMask = cast<ShuffleVectorSDNode>(Op)->getMask();
2704 ArrayRef<int> ShuffleMask = cast<ShuffleVectorSDNode>(Op)->getMask();
3033 ShuffleVectorSDNode::commuteMask(Mask);
LegalizeIntegerTypes.cpp 4711 ShuffleVectorSDNode *SV = cast<ShuffleVectorSDNode>(N);
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
SelectionDAGNodes.h 1474 class ShuffleVectorSDNode : public SDNode {
1482 ShuffleVectorSDNode(EVT VT, unsigned Order, const DebugLoc &dl, const int *M)
SelectionDAG.h 844 SDValue getCommutedVectorShuffle(const ShuffleVectorSDNode &SV);
  /src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
SystemZISelLowering.cpp 4394 if (auto *VSN = dyn_cast<ShuffleVectorSDNode>(ShuffleOp)) {
5170 auto *VSN = cast<ShuffleVectorSDNode>(Op.getNode());
5347 if (auto *VSN = dyn_cast<ShuffleVectorSDNode>(Op1)) {
6086 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(Op1.getNode());
6109 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(N);
6444 ShuffleVectorSDNode *SV = dyn_cast<ShuffleVectorSDNode>(Op);
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86ISelLowering.cpp 6797 if (auto *SVN = dyn_cast<ShuffleVectorSDNode>(Op)) {
7536 ArrayRef<int> ShuffleMask = cast<ShuffleVectorSDNode>(N)->getMask();
8006 if (auto *SV = dyn_cast<ShuffleVectorSDNode>(Op)) {
9065 if (!isa<ShuffleVectorSDNode>(ExtractedFromVec))
9078 ShuffleVectorSDNode *SVOp = cast<ShuffleVectorSDNode>(ExtractedFromVec);
10865 /// ShuffleVectorSDNode mask) requires any shuffles to occur. Both undef and an
11219 ShuffleVectorSDNode::commuteMask(CommutedMask);
11466 ShuffleVectorSDNode::commuteMask(Unpckl);
11473 ShuffleVectorSDNode::commuteMask(Unpckh)
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelLowering.cpp 7983 ShuffleVectorSDNode::isSplatMask(&M[0], VT) ||
8155 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(Op.getNode());
8335 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(Op.getNode());
14501 static SDValue FlattenVectorShuffle(ShuffleVectorSDNode *N, SelectionDAG &DAG) {
14518 ShuffleVectorSDNode *Op0 = dyn_cast<ShuffleVectorSDNode>(Op.getOperand(0));
14519 ShuffleVectorSDNode *Op1 = dyn_cast<ShuffleVectorSDNode>(Op.getOperand(1))
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/
WebAssemblyISelLowering.cpp 1921 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(Op.getNode())->getMask();
2057 auto Shuffle = cast<ShuffleVectorSDNode>(N);
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonISelDAGToDAGHVX.cpp 2050 auto *SN = cast<ShuffleVectorSDNode>(N);
HexagonISelLowering.cpp 2138 const auto *SVN = cast<ShuffleVectorSDNode>(Op);
2165 ShuffleVectorSDNode::commuteMask(Mask);
  /src/external/apache2/llvm/dist/llvm/lib/Target/Mips/
MipsSEISelLowering.cpp 2986 ShuffleVectorSDNode *Node = cast<ShuffleVectorSDNode>(Op);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp 8745 ArrayRef<int> Mask = cast<ShuffleVectorSDNode>(Op)->getMask();
9007 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(Op.getNode());
10277 return (ShuffleVectorSDNode::isSplatMask(&M[0], VT) || isREVMask(M, VT, 64) ||
12106 ShuffleVectorSDNode *ShuffleNode =
12107 dyn_cast<ShuffleVectorSDNode>(VectorShuffle.getNode());
13016 ShuffleVectorSDNode *Shuffle = dyn_cast<ShuffleVectorSDNode>(N01);
13021 Shuffle = dyn_cast<ShuffleVectorSDNode>(N00);
  /src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVISelLowering.cpp 1314 if (ShuffleVectorSDNode::isSplatMask(M.data(), VT))
1711 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(Op.getNode());
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIISelLowering.cpp 5518 ShuffleVectorSDNode *SVN = cast<ShuffleVectorSDNode>(Op);

Completed in 142 milliseconds