HomeSort by: relevance | last modified time | path
    Searched refs:SubOp1 (Results 1 - 3 of 3) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/lib/Transforms/AggressiveInstCombine/
AggressiveInstCombine.cpp 345 Value *Root, *SubOp1;
347 if (match(AndOp0, m_Sub(m_Value(Root), m_Value(SubOp1))) &&
348 match(SubOp1, m_And(m_LShr(m_Specific(Root), m_SpecificInt(1)),
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCISelLowering.cpp 16687 SDValue SubOp1 = Sub.getOperand(1);
16689 (SubOp1.getOpcode() == ISD::ZERO_EXTEND)) {
16691 SubOp1.getOperand(0),
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86ISelLowering.cpp     [all...]

Completed in 103 milliseconds