HomeSort by: relevance | last modified time | path
    Searched refs:THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT (Results 1 - 8 of 8) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/thm/
thm_11_0_2_sh_mask.h 50 #define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT 0x5
thm_10_0_sh_mask.h 131 #define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT 0x5
thm_9_0_sh_mask.h 275 #define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT 0x5
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/hwmgr/
amdgpu_vega12_thermal.c 218 val |= (1 << THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT);
amdgpu_vega20_thermal.c 288 val |= (1 << THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT);
amdgpu_vega10_thermal.c 450 val |= (1 << THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT);
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
amdgpu_smu_v11_0.c 1195 val |= (1 << THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT);
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/
smu_8_0_sh_mask.h 154 #define THM_THERMAL_INT_ENA__THERM_TRIGGER_CLR__SHIFT 0x5

Completed in 92 milliseconds