HomeSort by: relevance | last modified time | path
    Searched refs:TLB_W (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/arch/powerpc/include/ibm4xx/
tlb.h 76 #define TLB_W 0x00000008 /* Write-through */
pmap.h 106 #define TTE_W TLB_W
  /src/sys/arch/sparc64/include/
pte.h 278 #define TLB_W (CPU_ISSUN4V ? SUN4V_TLB_W : SUN4U_TLB_W)
  /src/sys/arch/sparc64/sparc64/
pmap.c 101 * inserted with the TLB_W and TLB_ACCESS bits cleared. If a page is really
106 * fault, if the TLB_REAL_W bit is set then we flip both the TLB_W and TLB_MOD
561 tp[i].data |= TLB_W;
1655 tte.data |= TLB_REAL_W|TLB_W;
2237 data &= ~(TLB_W|TLB_REAL_W);
2342 data |= (TLB_W|TLB_REAL_W);
2344 data &= ~(TLB_W|TLB_REAL_W);
2604 data &= ~(TLB_MODIFY|TLB_W);
2606 data &= ~(TLB_MODIFY|TLB_W|TLB_REAL_W);
2930 clear = TLB_REAL_W|TLB_W;
    [all...]
  /src/sys/arch/powerpc/powerpc/
db_interface.c 682 tlblo & TLB_W ? 'W' : ' ',

Completed in 14 milliseconds