HomeSort by: relevance | last modified time | path
    Searched refs:TargetSchedModel (Results 1 - 25 of 32) sorted by relevancy

1 2

  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
TargetSchedule.cpp 34 cl::desc("Use TargetSchedModel for latency lookup"));
39 bool TargetSchedModel::hasInstrSchedModel() const {
43 bool TargetSchedModel::hasInstrItineraries() const {
63 void TargetSchedModel::init(const TargetSubtargetInfo *TSInfo) {
85 bool TargetSchedModel::mustBeginGroup(const MachineInstr *MI,
96 bool TargetSchedModel::mustEndGroup(const MachineInstr *MI,
107 unsigned TargetSchedModel::getNumMicroOps(const MachineInstr *MI,
132 const MCSchedClassDesc *TargetSchedModel::
184 unsigned TargetSchedModel::computeOperandLatency(
256 TargetSchedModel::computeInstrLatency(const MCSchedClassDesc &SCDesc) const
    [all...]
MachineTraceMetrics.cpp 126 for (TargetSchedModel::ProcResIter
894 const TargetSchedModel &SchedModel,
955 const TargetSchedModel &SchedModel,
1241 for (TargetSchedModel::ProcResIter
MachineScheduler.cpp 2020 init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel) {
2029 for (TargetSchedModel::ProcResIter
2040 init(ScheduleDAGMI *dag, const TargetSchedModel *smodel, SchedRemainder *rem) {
2443 for (TargetSchedModel::ProcResIter
2456 for (TargetSchedModel::ProcResIter
2624 const TargetSchedModel *SchedModel) {
2629 for (TargetSchedModel::ProcResIter
MachineCombiner.cpp 78 TargetSchedModel TSchedModel;
EarlyIfConversion.cpp 1085 TargetSchedModel SchedModel;
  /src/external/apache2/llvm/dist/llvm/lib/Target/SystemZ/
SystemZHazardRecognizer.h 48 const TargetSchedModel *SchedModel;
111 const TargetSchedModel *SM)
SystemZMachineScheduler.h 38 TargetSchedModel SchedModel;
SystemZHazardRecognizer.cpp 175 for (TargetSchedModel::ProcResIter
296 for (TargetSchedModel::ProcResIter
400 for (TargetSchedModel::ProcResIter
  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
TargetSchedule.h 31 class TargetSchedModel {
50 TargetSchedModel() : SchedModel(MCSchedModel::GetDefaultSchedModel()) {}
188 /// if converter after moving it to TargetSchedModel).
TargetSubtargetInfo.h 50 class TargetSchedModel;
142 const TargetSchedModel *SchedModel) const {
ScheduleDAGInstrs.h 124 /// TargetSchedModel provides an interface to the machine model.
125 TargetSchedModel SchedModel;
262 const TargetSchedModel *getSchedModel() const { return &SchedModel; }
MachineScheduler.h 602 void init(ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel);
618 const TargetSchedModel *SchedModel = nullptr;
699 void init(ScheduleDAGMI *dag, const TargetSchedModel *smodel,
806 /// scheduling candidates based on TargetSchedModel making it easy to implement
903 const TargetSchedModel *SchedModel);
908 const TargetSchedModel *SchedModel = nullptr;
MachineTraceMetrics.h 93 TargetSchedModel SchedModel;
TargetInstrInfo.h 61 class TargetSchedModel;
1625 virtual bool hasHighOperandLatency(const TargetSchedModel &SchedModel,
1635 virtual bool hasLowDefLatency(const TargetSchedModel &SchedModel,
  /src/external/apache2/llvm/dist/llvm/lib/Target/Hexagon/
HexagonMachineScheduler.h 41 const TargetSchedModel *SchedModel;
51 VLIWResourceModel(const TargetSubtargetInfo &STI, const TargetSchedModel *SM)
135 const TargetSchedModel *SchedModel = nullptr;
165 void init(VLIWMachineScheduler *dag, const TargetSchedModel *smodel) {
218 const TargetSchedModel *SchedModel = nullptr;
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64StorePairSuppress.cpp 34 TargetSchedModel SchedModel;
AArch64SIMDInstrOpt.cpp 71 TargetSchedModel SchedModel;
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
GCNHazardRecognizer.h 50 TargetSchedModel TSchedModel;
AMDGPUSubtarget.cpp 935 const TargetSchedModel *TSchedModel = DAGInstrs->getSchedModel();
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86PadShortFunction.cpp 94 TargetSchedModel TSM;
X86InstrInfo.h 487 bool hasHighOperandLatency(const TargetSchedModel &SchedModel,
X86CmovConversion.cpp 118 TargetSchedModel TSchedModel;
X86FixupLEAs.cpp 124 TargetSchedModel TSM;
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMBaseInstrInfo.h 459 bool hasHighOperandLatency(const TargetSchedModel &SchedModel,
464 bool hasLowDefLatency(const TargetSchedModel &SchedModel,
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCInstrInfo.h 326 bool hasLowDefLatency(const TargetSchedModel &SchedModel,

Completed in 38 milliseconds

1 2