HomeSort by: relevance | last modified time | path
    Searched refs:U4_28 (Results 1 - 4 of 4) sorted by relevancy

  /src/external/gpl3/binutils/dist/opcodes/
s390-opc.c 213 #define U4_28 (U4_24+1) /* 4 bit unsigned value starting at 28 */
215 #define U4_32 (U4_28+1) /* 4 bit unsigned value starting at 32 */
309 #define INSTR_IE_UU 4, { U4_24,U4_28,0,0,0,0 } /* e.g. niai */
489 #define INSTR_VRI_VVUUU 6, { V_8,V_12,U12_16,U4_32,U4_28,0 } /* e.g. vftci */
507 #define INSTR_VRR_VVV0U02 6, { V_8,V_12,V_16,U4_28,0,0 } /* e.g. vd */
515 #define INSTR_VRR_VV0UU 6, { V_8,V_12,U4_28,U4_24,0,0 } /* e.g. vcdgb */
516 #define INSTR_VRR_VV0UU2 6, { V_8,V_12,U4_32,U4_28,0,0 } /* e.g. wfc */
528 #define INSTR_VRR_VVV0UUU 6, { V_8,V_12,V_16,U4_32,U4_28,U4_24 }/* e.g. vfch */
529 #define INSTR_VRR_VVV0UU 6, { V_8,V_12,V_16,U4_32,U4_28,0 } /* e.g. vfa */
530 #define INSTR_VRR_VV0UUU 6, { V_8,V_12,U4_32,U4_28,U4_24,0 } /* e.g. vcdg *
    [all...]
  /src/external/gpl3/binutils.old/dist/opcodes/
s390-opc.c 213 #define U4_28 (U4_24+1) /* 4 bit unsigned value starting at 28 */
215 #define U4_32 (U4_28+1) /* 4 bit unsigned value starting at 32 */
309 #define INSTR_IE_UU 4, { U4_24,U4_28,0,0,0,0 } /* e.g. niai */
489 #define INSTR_VRI_VVUUU 6, { V_8,V_12,U12_16,U4_32,U4_28,0 } /* e.g. vftci */
507 #define INSTR_VRR_VVV0U02 6, { V_8,V_12,V_16,U4_28,0,0 } /* e.g. vd */
515 #define INSTR_VRR_VV0UU 6, { V_8,V_12,U4_28,U4_24,0,0 } /* e.g. vcdgb */
516 #define INSTR_VRR_VV0UU2 6, { V_8,V_12,U4_32,U4_28,0,0 } /* e.g. wfc */
528 #define INSTR_VRR_VVV0UUU 6, { V_8,V_12,V_16,U4_32,U4_28,U4_24 }/* e.g. vfch */
529 #define INSTR_VRR_VVV0UU 6, { V_8,V_12,V_16,U4_32,U4_28,0 } /* e.g. vfa */
530 #define INSTR_VRR_VV0UUU 6, { V_8,V_12,U4_32,U4_28,U4_24,0 } /* e.g. vcdg *
    [all...]
  /src/external/gpl3/gdb/dist/opcodes/
s390-opc.c 213 #define U4_28 (U4_24+1) /* 4 bit unsigned value starting at 28 */
215 #define U4_32 (U4_28+1) /* 4 bit unsigned value starting at 32 */
309 #define INSTR_IE_UU 4, { U4_24,U4_28,0,0,0,0 } /* e.g. niai */
489 #define INSTR_VRI_VVUUU 6, { V_8,V_12,U12_16,U4_32,U4_28,0 } /* e.g. vftci */
507 #define INSTR_VRR_VVV0U02 6, { V_8,V_12,V_16,U4_28,0,0 } /* e.g. vd */
515 #define INSTR_VRR_VV0UU 6, { V_8,V_12,U4_28,U4_24,0,0 } /* e.g. vcdgb */
516 #define INSTR_VRR_VV0UU2 6, { V_8,V_12,U4_32,U4_28,0,0 } /* e.g. wfc */
528 #define INSTR_VRR_VVV0UUU 6, { V_8,V_12,V_16,U4_32,U4_28,U4_24 }/* e.g. vfch */
529 #define INSTR_VRR_VVV0UU 6, { V_8,V_12,V_16,U4_32,U4_28,0 } /* e.g. vfa */
530 #define INSTR_VRR_VV0UUU 6, { V_8,V_12,U4_32,U4_28,U4_24,0 } /* e.g. vcdg *
    [all...]
  /src/external/gpl3/gdb.old/dist/opcodes/
s390-opc.c 217 #define U4_28 (U4_OR3_24+1) /* 4 bit unsigned value starting at 28 */
219 #define U4_OR8_28 (U4_28 + 1) /* 4 bit unsigned value ORed with 8 */
319 #define INSTR_IE_UU 4, { U4_24,U4_28,0,0,0,0 } /* e.g. niai */
498 #define INSTR_VRI_VVUUU 6, { V_8,V_12,U12_16,U4_32,U4_28,0 } /* e.g. vftci */
522 #define INSTR_VRR_VV0UU 6, { V_8,V_12,U4_28,U4_24,0,0 } /* e.g. vcdgb */
523 #define INSTR_VRR_VV0UU2 6, { V_8,V_12,U4_32,U4_28,0,0 } /* e.g. wfc */
535 #define INSTR_VRR_VVV0UUU 6, { V_8,V_12,V_16,U4_32,U4_28,U4_24 }/* e.g. vfch */
536 #define INSTR_VRR_VVV0UU 6, { V_8,V_12,V_16,U4_32,U4_28,0 } /* e.g. vfa */
537 #define INSTR_VRR_VV0UUU 6, { V_8,V_12,U4_32,U4_28,U4_24,0 } /* e.g. vcdg */
538 #define INSTR_VRR_VVVU0UV 6, { V_8,V_12,V_16,V_32,U4_28,U4_20 } /* e.g. vfma *
    [all...]

Completed in 180 milliseconds