HomeSort by: relevance | last modified time | path
    Searched refs:UADDSAT (Results 1 - 20 of 20) sorted by relevancy

  /src/external/apache2/llvm/dist/llvm/include/llvm/CodeGen/
ISDOpcodes.h 321 UADDSAT,
TargetLowering.h 2439 case ISD::UADDSAT:
  /src/external/apache2/llvm/dist/llvm/lib/Target/X86/
X86TargetTransformInfo.cpp 2410 { ISD::UADDSAT, MVT::v32i16, 1 },
2411 { ISD::UADDSAT, MVT::v64i8, 1 },
2470 { ISD::UADDSAT, MVT::v16i32, 3 }, // not + pminud + paddd
2471 { ISD::UADDSAT, MVT::v2i64, 3 }, // not + pminuq + paddq
2472 { ISD::UADDSAT, MVT::v4i64, 3 }, // not + pminuq + paddq
2473 { ISD::UADDSAT, MVT::v8i64, 3 }, // not + pminuq + paddq
2478 { ISD::UADDSAT, MVT::v32i16, 2 }, // FIXME: include split
2479 { ISD::UADDSAT, MVT::v64i8, 2 }, // FIXME: include split
2539 { ISD::UADDSAT, MVT::v16i16, 1 },
2540 { ISD::UADDSAT, MVT::v32i8, 1 }
    [all...]
X86ISelLowering.cpp 959 setOperationAction(ISD::UADDSAT, MVT::v16i8, Legal);
963 setOperationAction(ISD::UADDSAT, MVT::v8i16, Legal);
1146 setOperationAction(ISD::UADDSAT, MVT::v4i32, Custom);
1189 setOperationAction(ISD::UADDSAT, MVT::v2i64, Custom);
1357 setOperationAction(ISD::UADDSAT, MVT::v32i8, HasInt256 ? Legal : Custom);
1361 setOperationAction(ISD::UADDSAT, MVT::v16i16, HasInt256 ? Legal : Custom);
1365 setOperationAction(ISD::UADDSAT, MVT::v8i32, Custom);
1367 setOperationAction(ISD::UADDSAT, MVT::v4i64, Custom);
1684 setOperationAction(ISD::UADDSAT, VT, HasBWI ? Legal : Custom);
    [all...]
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/SelectionDAG/
LegalizeVectorOps.cpp 453 case ISD::UADDSAT:
848 case ISD::UADDSAT:
SelectionDAGDumper.cpp 316 case ISD::UADDSAT: return "uaddsat";
LegalizeIntegerTypes.cpp 168 case ISD::UADDSAT:
780 } else if (Opcode == ISD::UADDSAT || Opcode == ISD::USUBSAT) {
790 if (Opcode == ISD::UADDSAT) {
2181 case ISD::UADDSAT:
LegalizeVectorTypes.cpp 129 case ISD::UADDSAT:
1039 case ISD::UADDSAT:
3026 case ISD::UADDSAT:
LegalizeDAG.cpp 1135 case ISD::UADDSAT:
3372 case ISD::UADDSAT:
SelectionDAG.cpp 5069 case ISD::UADDSAT: return C1.uadd_sat(C2);
5570 case ISD::UADDSAT:
5577 if (Opcode == ISD::SADDSAT || Opcode == ISD::UADDSAT)
5930 case ISD::UADDSAT:
TargetLowering.cpp 7970 if (Opcode == ISD::UADDSAT && isOperationLegal(ISD::UMIN, VT)) {
7981 case ISD::UADDSAT:
8008 if (Opcode == ISD::UADDSAT) {
DAGCombiner.cpp 1612 case ISD::UADDSAT: return visitADDSAT(N);
2568 if (Opcode == ISD::UADDSAT)
9936 if (hasOperation(ISD::UADDSAT, VT)) {
9959 // x <= x+y ? x+y : ~0 --> uaddsat x, y
9960 // x+y >= x ? x+y : ~0 --> uaddsat x, y
9963 return DAG.getNode(ISD::UADDSAT, DL, VT, OpLHS, OpRHS);
9969 // x >= ~C ? x+C : ~0 --> uaddsat x, C
9975 return DAG.getNode(ISD::UADDSAT, DL, VT, OpLHS, OpRHS);
SelectionDAGBuilder.cpp 6426 setValue(&I, DAG.getNode(ISD::UADDSAT, sdl, Op1.getValueType(), Op1, Op2));
  /src/external/apache2/llvm/dist/llvm/lib/CodeGen/
TargetLoweringBase.cpp 757 setOperationAction(ISD::UADDSAT, VT, Expand);
  /src/external/apache2/llvm/dist/llvm/lib/Target/AMDGPU/
SIISelLowering.cpp 447 setOperationAction(ISD::UADDSAT, MVT::i32, Legal);
510 setOperationAction(ISD::UADDSAT, MVT::i16, Legal);
676 setOperationAction(ISD::UADDSAT, MVT::v2i16, Legal);
708 setOperationAction(ISD::UADDSAT, MVT::v4i16, Custom);
4547 case ISD::UADDSAT:
  /src/external/apache2/llvm/dist/llvm/lib/Target/WebAssembly/
WebAssemblyISelLowering.cpp 161 for (auto Op : {ISD::SADDSAT, ISD::UADDSAT})
  /src/external/apache2/llvm/dist/llvm/lib/Target/AArch64/
AArch64ISelLowering.cpp 319 setOperationAction(ISD::UADDSAT, VT, Legal);
1040 setOperationAction(ISD::UADDSAT, VT, Legal);
14045 return convertMergedOpToPredOp(N, ISD::UADDSAT, DAG, true);
14055 return DAG.getNode(ISD::UADDSAT, SDLoc(N), N->getValueType(0),
  /src/external/apache2/llvm/dist/llvm/lib/Target/RISCV/
RISCVISelLowering.cpp 200 setOperationAction(ISD::UADDSAT, MVT::i32, Custom);
4795 case ISD::UADDSAT:
  /src/external/apache2/llvm/dist/llvm/lib/Target/ARM/
ARMISelLowering.cpp 222 for (auto Opcode : {ISD::SADDSAT, ISD::UADDSAT, ISD::SSUBSAT, ISD::USUBSAT})
281 setOperationAction(ISD::UADDSAT, VT, Legal);
  /src/external/apache2/llvm/dist/llvm/lib/Target/PowerPC/
PPCISelLowering.cpp 718 setOperationAction(ISD::UADDSAT, VT, Legal);

Completed in 285 milliseconds