HomeSort by: relevance | last modified time | path
    Searched refs:UCLK (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/gpl2/dts/dist/include/dt-bindings/clock/
s3c2410.h 29 #define UCLK 7
  /src/sys/external/bsd/drm2/dist/drm/amd/powerplay/
amdgpu_renoir_ppt.c 121 CLK_MAP(UCLK, CLOCK_UMCCLK),
227 * This interface just for getting uclk ultimate freq and should't introduce
amdgpu_arcturus_ppt.c 142 CLK_MAP(UCLK, PPCLK_UCLK),
472 single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100;
1091 * But this is available for gfxclk/uclk/socclk.
1419 "UCLK",
1479 case 1: /* Uclk */
amdgpu_navi10_ppt.c 142 CLK_MAP(UCLK, PPCLK_UCLK),
405 /* disable DPM UCLK and DS SOCCLK on navi10 A0 secure board */
498 /* UCLK Spread Spectrum */
1491 pr_err("[%s] Set hard min uclk failed!", __func__);
2266 /* Force UCLK out of the highest DPM */
2271 /* Revert the UCLK Hardmax */
2278 * of UCLK DPM, we have to re-enabled it.
amdgpu_vega20_ppt.c 163 CLK_MAP(UCLK, PPCLK_UCLK),
775 single_dpm_table->dpm_levels[0].value = smu->smu_table.boot_values.uclk / 100;
1854 "UCLK",
1929 case 2: /* Uclk */
2041 pr_err("[%s] Set hard min uclk failed!", __func__);
2061 pr_err("Failed to set uclk to highest dpm level");
2147 /* honour DAL's UCLK Hardmin */
2274 pr_err("[%s] Set hard min uclk failed!", __func__);

Completed in 31 milliseconds