HomeSort by: relevance | last modified time | path
    Searched refs:UNIPHYCD_TPG_CONTROL__UNIPHYCD_TPG_SEL__SHIFT (Results 1 - 2 of 2) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_6_0_sh_mask.h 9022 #define UNIPHYCD_TPG_CONTROL__UNIPHYCD_TPG_SEL__SHIFT 0x00000011
dce_8_0_sh_mask.h 4202 #define UNIPHYCD_TPG_CONTROL__UNIPHYCD_TPG_SEL__SHIFT 0x11

Completed in 65 milliseconds