HomeSort by: relevance | last modified time | path
    Searched refs:UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL__SHIFT (Results 1 - 4 of 4) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/
dce_6_0_sh_mask.h 9226 #define UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL__SHIFT 0x00000006
dce_8_0_sh_mask.h 4442 #define UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL__SHIFT 0x6
dce_10_0_sh_mask.h 11998 #define UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL__SHIFT 0x6
    [all...]
dce_11_0_sh_mask.h 11810 #define UNIPHY_PLL_CONTROL2__UNIPHY_IXTALIN_SEL__SHIFT 0x6
    [all...]

Completed in 192 milliseconds