HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_STATUS__MPC_DCLK_MASK (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 166 #define UVD_CGC_STATUS__MPC_DCLK_MASK 0x00100000L
uvd_4_2_sh_mask.h 205 #define UVD_CGC_STATUS__MPC_DCLK_MASK 0x100000
uvd_5_0_sh_mask.h 221 #define UVD_CGC_STATUS__MPC_DCLK_MASK 0x100000
uvd_6_0_sh_mask.h 223 #define UVD_CGC_STATUS__MPC_DCLK_MASK 0x100000
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 900 #define UVD_CGC_STATUS__MPC_DCLK_MASK 0x00100000L
vcn_2_0_0_sh_mask.h 1919 #define UVD_CGC_STATUS__MPC_DCLK_MASK 0x00100000L
vcn_2_5_sh_mask.h 1969 #define UVD_CGC_STATUS__MPC_DCLK_MASK 0x00100000L

Completed in 161 milliseconds