HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_STATUS__MPRD_SCLK_MASK (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 178 #define UVD_CGC_STATUS__MPRD_SCLK_MASK 0x00010000L
uvd_4_2_sh_mask.h 197 #define UVD_CGC_STATUS__MPRD_SCLK_MASK 0x10000
uvd_5_0_sh_mask.h 213 #define UVD_CGC_STATUS__MPRD_SCLK_MASK 0x10000
uvd_6_0_sh_mask.h 215 #define UVD_CGC_STATUS__MPRD_SCLK_MASK 0x10000
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 896 #define UVD_CGC_STATUS__MPRD_SCLK_MASK 0x00010000L
vcn_2_0_0_sh_mask.h 1915 #define UVD_CGC_STATUS__MPRD_SCLK_MASK 0x00010000L
vcn_2_5_sh_mask.h 1965 #define UVD_CGC_STATUS__MPRD_SCLK_MASK 0x00010000L

Completed in 40 milliseconds