HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_STATUS__REGS_SCLK_MASK (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 184 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x00000200L
uvd_4_2_sh_mask.h 183 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x200
uvd_5_0_sh_mask.h 199 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x200
uvd_6_0_sh_mask.h 201 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x200
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 889 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x00000200L
vcn_2_0_0_sh_mask.h 1908 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x00000200L
vcn_2_5_sh_mask.h 1958 #define UVD_CGC_STATUS__REGS_SCLK_MASK 0x00000200L

Completed in 41 milliseconds