HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_STATUS__REGS_SCLK__SHIFT (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 185 #define UVD_CGC_STATUS__REGS_SCLK__SHIFT 0x00000009
uvd_4_2_sh_mask.h 184 #define UVD_CGC_STATUS__REGS_SCLK__SHIFT 0x9
uvd_5_0_sh_mask.h 200 #define UVD_CGC_STATUS__REGS_SCLK__SHIFT 0x9
uvd_6_0_sh_mask.h 202 #define UVD_CGC_STATUS__REGS_SCLK__SHIFT 0x9
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 857 #define UVD_CGC_STATUS__REGS_SCLK__SHIFT 0x9
vcn_2_0_0_sh_mask.h 1877 #define UVD_CGC_STATUS__REGS_SCLK__SHIFT 0x9
vcn_2_5_sh_mask.h 1927 #define UVD_CGC_STATUS__REGS_SCLK__SHIFT 0x9

Completed in 40 milliseconds