HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_STATUS__UDEC_DCLK__SHIFT (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 199 #define UVD_CGC_STATUS__UDEC_DCLK__SHIFT 0x00000004
uvd_4_2_sh_mask.h 174 #define UVD_CGC_STATUS__UDEC_DCLK__SHIFT 0x4
uvd_5_0_sh_mask.h 190 #define UVD_CGC_STATUS__UDEC_DCLK__SHIFT 0x4
uvd_6_0_sh_mask.h 192 #define UVD_CGC_STATUS__UDEC_DCLK__SHIFT 0x4
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 852 #define UVD_CGC_STATUS__UDEC_DCLK__SHIFT 0x4
vcn_2_0_0_sh_mask.h 1872 #define UVD_CGC_STATUS__UDEC_DCLK__SHIFT 0x4
vcn_2_5_sh_mask.h 1922 #define UVD_CGC_STATUS__UDEC_DCLK__SHIFT 0x4

Completed in 39 milliseconds