HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_STATUS__VCPU_VCLK__SHIFT (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 207 #define UVD_CGC_STATUS__VCPU_VCLK__SHIFT 0x0000001a
uvd_4_2_sh_mask.h 218 #define UVD_CGC_STATUS__VCPU_VCLK__SHIFT 0x1a
uvd_5_0_sh_mask.h 234 #define UVD_CGC_STATUS__VCPU_VCLK__SHIFT 0x1a
uvd_6_0_sh_mask.h 236 #define UVD_CGC_STATUS__VCPU_VCLK__SHIFT 0x1a
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 874 #define UVD_CGC_STATUS__VCPU_VCLK__SHIFT 0x1a
vcn_2_0_0_sh_mask.h 1894 #define UVD_CGC_STATUS__VCPU_VCLK__SHIFT 0x1a
vcn_2_5_sh_mask.h 1944 #define UVD_CGC_STATUS__VCPU_VCLK__SHIFT 0x1a

Completed in 167 milliseconds