HomeSort by: relevance | last modified time | path
    Searched refs:UVD_CGC_STATUS__WCB_SCLK__SHIFT (Results 1 - 7 of 7) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_4_0_sh_mask.h 209 #define UVD_CGC_STATUS__WCB_SCLK__SHIFT 0x00000018
uvd_4_2_sh_mask.h 214 #define UVD_CGC_STATUS__WCB_SCLK__SHIFT 0x18
uvd_5_0_sh_mask.h 230 #define UVD_CGC_STATUS__WCB_SCLK__SHIFT 0x18
uvd_6_0_sh_mask.h 232 #define UVD_CGC_STATUS__WCB_SCLK__SHIFT 0x18
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 872 #define UVD_CGC_STATUS__WCB_SCLK__SHIFT 0x18
vcn_2_0_0_sh_mask.h 1892 #define UVD_CGC_STATUS__WCB_SCLK__SHIFT 0x18
vcn_2_5_sh_mask.h 1942 #define UVD_CGC_STATUS__WCB_SCLK__SHIFT 0x18

Completed in 211 milliseconds