HomeSort by: relevance | last modified time | path
    Searched refs:UVD_SUVD_CGC_STATUS__IME_HEVC_DCLK__SHIFT (Results 1 - 3 of 3) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 509 #define UVD_SUVD_CGC_STATUS__IME_HEVC_DCLK__SHIFT 0x1b
vcn_2_0_0_sh_mask.h 3265 #define UVD_SUVD_CGC_STATUS__IME_HEVC_DCLK__SHIFT 0x1b
vcn_2_5_sh_mask.h 2139 #define UVD_SUVD_CGC_STATUS__IME_HEVC_DCLK__SHIFT 0x1b

Completed in 50 milliseconds