HomeSort by: relevance | last modified time | path
    Searched refs:UVD_SUVD_CGC_STATUS__SDB_HEVC_DCLK_MASK (Results 1 - 5 of 5) sorted by relevancy

  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
uvd_5_0_sh_mask.h 781 #define UVD_SUVD_CGC_STATUS__SDB_HEVC_DCLK_MASK 0x2000
uvd_6_0_sh_mask.h 779 #define UVD_SUVD_CGC_STATUS__SDB_HEVC_DCLK_MASK 0x2000
  /src/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
vcn_1_0_sh_mask.h 523 #define UVD_SUVD_CGC_STATUS__SDB_HEVC_DCLK_MASK 0x00002000L
vcn_2_0_0_sh_mask.h 3280 #define UVD_SUVD_CGC_STATUS__SDB_HEVC_DCLK_MASK 0x00002000L
vcn_2_5_sh_mask.h 2154 #define UVD_SUVD_CGC_STATUS__SDB_HEVC_DCLK_MASK 0x00002000L

Completed in 35 milliseconds